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An angle detector for determining a transducer’s angu- 
lar disposition to a capacitive pickup element. The 
transducer comprises a pendulum mounted inductive 
element moving past the capacitive pickup element. 
The capacitive pickup element divides the inductive 
element into two parts L, and Lz which form the arms of 
one side of an a-c bridge. Two networks R, and R2 
having a plurality of binary weighted resistors and an 
equal number of digitally controlled switches for re- 
moving resistors from the networks form the arms of 
the other side of the a-c bridge. A binary counter, con- 
trolled by a phase detector, balances the bridge by ad- 
justing the resistance of RI and R2 The binary output of 
the counter is representative of the angle. 
9 Claims, 3 Drawing Figures 
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ANGLE DETECTOR 
ORIGIN OF THE INVENTION 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or for the Government for 
governmental purposes without the payment of any 
royalties thereon or therefor. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention relates generally to angle de- 
tectors and more particularly to an angle detector incor- 
porating a self-balancing bridge. 
2. Description of the Prior Art 
Wind tunnel testing requires a small detector that can 
be mounted inside a test airplane model to measure 
angle of attack or the rotation of the model about a 
horizontal axis. A device of this type has been described 
in the paper “Capacitance Pickup Measures Small 
Forces,” J. Dimeff and T. B. Fryer, Electronics, Vol. 
30, No. 2, Feb. 1957, pp. 143-145. The detector utilizes 
a potentiometer-type transducer with a stationary, 
capacitance-type wiper. A remote potentiometer is con- 
nected in parallel with the transducer to form a bridge 
circuit. When the model is moved, the transducer is 
moved and an a-c error signal is generated at the capaci- 
tance-type wiper. The error signal is amplified and used 
to drive a servo motor which is coupled to the wiper of 
the remote potentiometer by means of a gear train. The 
wiper is slewed in such a direction as to balance the 
bridge circuit. The angle readout is in two forms: (1) a 
front panel indication from a mechanical counter driven 
by the servo-motor gear train; and (2) the analog output 
of an isolated potentiometer driven by the servo-motor 
gear train. 
BRIEF SUMMARY OF THE INVENTION 
Accordingly, it is an object of the present invention 
to provide an improved angle sensor which dispenses 
with the use of gear trains, mechanical linkages, and 
motors. 
It is a further object of the present invention to pro- 
vide such an angle sensor capable of direct digital read- 
out of the detected angle. 
The objects of the present invention are achieved by 
an angle detector including a capacitive pickup element 
and an inductive element suspended as a pendulum and 
angularly movable past the capacitive pickup element. 
The inductive element is divisable into two parts L, and 
L, formed between the electrical center of the pickup 
element and the two ends of the inductive element and 
varying with the relative angular displacement of the 
two elements. A digitally positionable potentiometer 
electrically shunting the inductive element forms the 
remaining two parts R, and R2 of a bridge circuit. An 
alternating current source connected to the bridge cir- 
cuit provides an alternating current signal therein so 
that no current flows from the inductive element to the 
capacitive pickup element when the bridge circuit is 
balanced. There is further provided means connected to 
the capacitive pickup element and responsive to the 
flow of current thereto from the inductive element for 
generating an error signal. A phase detector is con- 
nected to the error signal generating means for detect- 
ing the phase difference between the error signal and 
the alternating current signal to indicate the phase dif- 
ference; and means are provided which are responsive 
to the indicating of the phase difference for digitally 
positioning the potentiometer to balance the bridge 
circuit and null the error signal. The digitally position- 
5 able potentiometer includes two networks having a 
plurality of binary weighted resistors and an equal plu- 
rality of digitally controllable switches for disconnect- 
ing selected ones of the plurality of resistors from the 
networks; and the positioning means includes a binary 
10 counter whose outputs are connected to the control 
inputs of the digitally controllable switches. 
The foregoing as well as other objects, features, and 
advantages of the present invention will become more 
apparent from the following detailed description taken 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of a preferred embodiment 
of the angle detector of this invention. 
FIG. 2 is a schematic circuit diagram of the phase 
detector and counter control circuits. 
FIGS. 3(a) - ( i )  is a series of waveforms produced at 
various points in the schematic circuit diagram of FIG. 
2. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
Referring now to the drawings and more particularly 
to FIG. 1 thereof, there is shown in block form the 
30 angle detector of the present invention. A sine wave 
generator 11 provides current to the primary winding 
13 of transformer 15 which has secondary windings 17 
and 19. A transducer 21 generates an a-c signal repre- 
sentative of the transducer’s angular disposition to a 
35 reference angle (which may be zero degrees or any 
desired angle). The transducer comprises a pendulum- 
mounted inductive element 23 and a capacitive pickup 
element 25. An arcuate inductive element 23 is securely 
attached to a pendulum 27 which is free to rotate about 
40 a pivot 28. The capacitive pickup element 25 is close to 
inductive element 23 but it does not touch the inductive 
element. The leads of the inductive element are con- 
nected in shunt with the floating secondary winding 17 
at nodes 29 and 31. The capacitive pickup element 25 
45 separates the inductive element 23 into parts L, and L,. 
A sine wave signal is induced from inductive element 23 
to capacitive pickup element 25. The amplitude of the 
a-c signal induced at pickup 25 is dependent on the 
relative orientation of pendulum 27. The phase of the 
50 induced signal with respect to the reference signal pro- 
duced at secondary transformer winding 19 will also 
vary as pendulum 27 is moved about pivot 21. Whereas 
the output of the transformer winding 17 floats with 
respect to ground, one lead of transformer 19 is 
55 grounded and the other lead 33 is connected to a phase 
detector 35. Inductive element 23 and capacitive pickup 
25 may be thought of as a potentiometer wherein capac- 
itive element 25 serves as the “wiper.” The a-c signal 
induced in capacitive pickup element 25 is amplified in 
60 differential amplifier 37 (which has one input grounded) 
and then fed through a bandpass filter 39 to reduce 
harmonics and other noise. The phase of the filtered 
signal on lead 41 is compared with the phase of the 
reference a-c signal generated at winding 19 by means 
65 of phase detector 35. A counter control unit 38, to be 
described hereinafter, in response to the output of phase 
detector 35, causes an up-down counter 43 to produce a 
binary word, symbolic of the count, on the N output 
15 in conjunction with the appended drawings. 
20 
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leads of the counter. The N leads emanating from the tances of digitally controlled resistor arrays 47 and 49 
Counter are depicted symbolically by bus 45. The first balance the bridge circuit, control unit 37 stops counter 
bit is developed on the Bit 1 line, the second bit is gener- 43. The binary output of counter 43 is representative of 
ated on the Bit 2 line, etc. the angle seen by transducer 21 and the output is fed to 
Resistor arrays 47 and 49 each have N resistors vary- 5 readout 73 and digital-to-analog converter 75 by bus 45. 
ing in resistance from R to 2N-1R. Connected in series Readout 73 may be a recorder, a computer, a visual 
with each resistor is a digitally-controlled switch which presentation etc. A conventional analog offset circuit 77 
may be, for example, a siliconix DG 201 CMOS inte- is coupled between the output of digital-to-analog con- 
grated Circuit. Each switch has a control input which is verter 75 and a second readout 79. Readout 79 may be 
coupled to one of the N lines from counter 43. Inverters 10 a recorder, a computer or a visual presentation. For 
51 are interposed between the N lines and the control example, readout 79 could be a digital panel meter such 
inputs of the digitally-controllable switches in resistor as the Model 37 SD2A2 manufactured by Gralex Indus- 
array 47. When a logic 1 is transmitted on a counter tries Farmingdale, New York. This meter provides a 
output line to a switch control input, the switch is BC-J output signal as well as a four-digit visual presen- 
closed and the series-coupled resistor is connected be- 15 tation. The output signal at readout 75 has a zero refer- 
winding 17. Similarly, when a logic 0 is impressed on the servo. B~ adjusting analog offset circuit 75 (which 
the control input, the switch is opened and the resistor may be a summing op-amp circuit), an operator can set 
is disconnected from the circuit. If a logic 1 were trans- any level within the full scale output of the DAC as 
mitted from the Nfhline of counter 43, switch 55 would 20 the reference for the analog output. By of this 
close and connect resistor 57 between junction 29 and circuit the operator can set the readout to at any 
junction 53 (ground). Because of the presence of in- point within the verter 51, the control input 59 of switch 61 would see a 
logic 0 were generated on the Bit 1 line from counter 43, 25 
switch 63 would open and switch 65 would close. With 
the closing of switch 65, resistor 67 would be connected 
between ground and junction 31. Let R, be the total 
resistance of resistor array 49 between junctions 29 and 
53, and let R, be the total resistance of resistor array 47 3 0  
tween ground, node 539 and One lead of the secondary ence that is centered within the range of operation of 
range. 
The resolution of the angular measurement 
logic and switch 61 be 'pen' if a system is directly proportional to the number of resis- 
tors employed in each binary-weighted resistor array. 
The number of resistors the number of dis- 
crete positions for the digital servo. The resolution is 
defined as follows: 
between junctions 31 and 53. If a logic 1 were only Resolution = Sensor 
generated on line Bit N (logic 0's on the remaining lines) 2N 
the resistance of R1 would be greater than it would be if 
logic o's were generated on all the output lines of wherein N is the number of binary weighted resistors 
counter Q. If logic 1's were generated on all of the bus 35 per array. For 
45 lines, all of the digitally-controlled switches of re& 
for an measuring system 
the having a range Of 60" and resistors per 
tor array 49 would be closed, all of the N resistors 
therein would be connected in shunt and Rl  would be 
less than R (the resistance of resistor 69). With all logic 
0's on the bus 45, the digitally-controlled switches of 40 
resistor array 47 would be open, all of the N resistors 
would be disconnected and R, would be infinite. It is Further, in such a system resistor 88 would have twice 
thus apparent that the resistor arrays work in a push- the resistance of resistor 69, resistor 57 would have 1024 
pull fashion-when R, goes down, R, goes up and vice times the resistance of resistor 6% etc. 
versa. It is also apparent that the resistance of the bi- 45 Referring now to FIG. 2 and FIG. 3, the phase detec- 
nary-weighted resistor arrays can vary from a very, tor 35 and the counter control unit 38 will be described 
very small resistance to an infinite resistance depending in greater detail. Enclosed by a broken line 35 in FIG. 
on the state of the counter. The two push-pull resistor 2 are the circuit elements of the phase detector 35 indi- 
arrays perform as a digitally-positioned potentiometer, cated in block form in FIG. 1. The Phase detector in- 
with the "wiper" being connected to signal ground. As 5 0  cludes two sample-and-hold circuits 83, 85 which are 
the output of the angle transducer 21 is sensed with alternately activated during half-cycles of the reference 
respect to ground (by amplifier 39, the error signal at a-c signal from the transformer winding 19. The wave- 
pickup element 25 can be nulled out by appropriately form Of the reference a-c signal is shown in FIG. 3@). 
slewing the digitally-positioned potentiometer (varying One Circuit 85 samples the error signal waveform dur- 
RI  and R,). 55 ing the positive excursions of the reference current 
Components L,, L,, RI and R, form a bridge circuit. signal and the other circuit 83 samples the error signal 
In order to balance the bridge, it is necessary to adjust waveform during the negative excursions of the refer- 
RI and R,so that the output a-c signal from amplifier 37 ence a-c signal. Each sample-and-hold circuit includes 
is 90" out of phase with the reference a-c signal from an integrator 87,89 connected to the input lead 41 from 
transformer winding 19. For example, when capacitive 60 the filter 39 for integrating the error signal, a holding 
pickup element 25 is near to end 71 of inductive element capacitor 91,93 for sampling the integrated error signal, 
23, R,must be very small with respect to R1. Counter 43 a sampling switch 95, 97 connecting the integrator to 
is turned on by counter control unit 38 whenever the the holding capacitor and open momentarily at the 
output signal from amplifier 37 is not in quadrature with beginning of the respective half-cycle of the reference 
the reference signal. Once the counter is turned on it 65 a-c signal, a reset switch 99, 101 connecting the input 
generates a binary word which slews the digitally-con- and the output of the integrator and closed momentarily 
trolled potentiometer so that it will balance the bridge following closing and opening of the sampling switch 
and null the servo system. As soon as the effective resis- for resetting the integrator, and an FET switch 103, 105 
Servo be 
6 0 ' -  60' .03" - 
211 2048 counts = 
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connected to the input of the integrator for gating the 
error signal to the integrator during the respective half- 
cycle of the reference a-c signal. The phase detector 35 
further includes two control circuits 107, 109 which 
alternately activate the sampling and reset switches of 
the respective sample-and-hold circuits. The inputs of 
the control circuits 107, 109 are connected through a 
phase adjustable amplifier 111 which takes the reference 
a-c signal from the grounded secondary winding 19 of 
the transformer, adjusts its phase to compensate for 
shifts arising in transmission, and amplifies the same. 
Each control circuit includes a voltage comparator 113, 
115 for indicating when the reference signal exceeds a 
negative or positive voltage level respectively, and two 
one-shots 117, 119, and 121, 123 in cascade which are 
triggered in succession by a non-zero output from the 
voltage comparator, and control the sampling switch 
and the reset switch respectively. The voltage compara- 
tor is essentially a modified differential amplifier with 
two stable states, responding when an applied output 
voltage crosses a pre-established threshold level. Suit- 
able voltage comparators, in the form of integrated 
circuits, may be purchased, for example, from National 
Semiconductor Corporation, Santa Clara, California. A 
third control circuit 97 is provided which includes two 
voltage comparators 125, 127 connected to the phase 
adjustable amplifier 111 and responsive to negative 
excursions of the reference a-c signal for alternately 
opening the FET switches 103, 105. The waveform for 
the output signal from the comparator 113 and the 
waveforms for the control input signals to the sampling 
95, the reset switch 99 and the FET switch 103 are 
shown in FIGS. 3(b), 3(c), 3 ( 4  and 3(e) respectively. 
The sampling switch 95 and the reset switch 99 are 
turned on when the waveforms are at the lower level. 
The waveform for the control input signal to the FET 
switch 105 is shown in FIG. 3 0 .  The waveforms of the 
input signals to the integrator 87 are exemplified by 
those shown in FIG. 3@), 3(h), and 3Q depending on 
the phase difference between the error signal and the 
reference signal. FIG. 3(h) illustrates the waveform 
obtained for the bridge balance condition. FIGS. 3(g) 
and 3(i) illustrate the waveforms for opposite directions 
of bridge imbalance. 
Enclosed by a broken line in FIG. 2 are the circuit 
elements of the counter control unit 37 indicated in 
block form in FIG. 1. A scaler 129 is provided to gate 
square wave pulses at half the reference signal fre- 
quency from the comparator 127 to the clock input of 
6 
count in the reverse direction (down) and enables the 
scaler 129 connected at the clock input of the counter. 
Obviously, numerous modifications and variations of 
the present invention are possible in light of the above 
5 teachings. It is therefore to be understood that within 
the scope of the appended claims, the invention may be 
practiced otherwise than as specifically described hrein. 
What is claimed as new and desired to be secured by 
letters patent of the United States is: 
1. An angle detector comprising: 
a capacitive pickup member; 
an inductive element suspended as a pendulum and 
angularly movable past the capacitive pickup ele- 
ment, the inductive element divisable into two 
parts L, and L2 formed between the electrical cen- 
ter of the capacitive pickup element and the two 
ends of the inductive element in accordance with 
the angular displacement of the inductive element 
with respect to the capacitive pickup element; 
20 a digitally positionable potentiometer electrically 
shunting the inductive element to form the remain- 
ing two parts R1 and R, of a bridge circuit; 
an alternating current source connected to the bridge 
circuit to provide an alternating current signal 
therein, no current flowing from the inductive 
element to the capacitive pickup element when the 
bridge circuit is balanced; 
means connected to the capacitive pickup element 
and responsive to the flow of current thereto from 
the inductive element for generating an error sig- 
nal; 
a phase detector connected to the error signal gener- 
ating means for detecting the phase difference be- 
tween the error signal and the alternating current 
signal to indicate the phase difference; and 
means responsive to the indicating of the phase differ- 
ence for digitally positioning the potentiometer to 
balance the bridge circuit and null the error signal. 
2. The angle detector recited in claim 1 wherein the 
two networks having a plurality of binary weighted 
resistors and an equal plurality of digitally control- 
lable switches for disconnecting selected ones of 
the plurality of resistors from the networks. 
3. The angle detector recited in claim 1 wherein the 
a binary counter whose outputs are connected to the 
control inputs of the digitally controllable 
switches. 
4. The angle detector recited in claim 1 wherein the 
10 
15 
25 
30 
35 
40 digitally positionable potentiometer includes: 
45 
positioning means includes: 
50 
the up-down counter 43. A comparator 131,133 is con- 
nected to the holding capacitor 91, 93 of each of the 
sample-hold circuits and receives therefrom voltage 
signals proportional to the integral of the input signals 
to the integrator 87, 89. When the Voltage across the 55 
holding capacitor 91 is more negative than the thresh- 
old set by the fixed voltage divider 135, the output of 
the comparator 131 goes high. The high output causes, 
through the control logic 137, the lead to the up-down 
control line of the counter 43 to go high, causing the 6 0  sample means includes: 
counter to count in the forward direction (up), and 
enables the scaler 129 connected to the clock input of 
the counter. When the voltage across the holding ca- 
pacitor 93 is more negative than the threshold set by the 
fixed voltage divider 135, the output of the comparator 65 
133 goes high. The high output causes, through the 
control logic 137, the lead to the up-down control line 
of the counter 43 to go low, causing the counter to 
phase detector includes: 
sample means for sampling the error signal during 
half-cycles of the alternating current signal; and 
comparator means connected to the sample means for 
comparing the sampled error signal with a prede- 
termined voltage level to indicate the phase differ- 
ence between the error signal and the alternating 
current signal. 
5. The angle detector recited in claim 1 wherein the 
an integrator connected to the error signal generating 
means; 
a holding capacitor connected to the output of the 
integrator; and 
switch means for permitting the capacitor to sample 
and hold the output of the integrator during half- 
cycles of the alternating current signal. 
6. The angle detector recited in claim 3 including: 
7 
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means for reading out the count of the binary 
counter, thereby directly indicating the angular 
displacement of the resistive element with respect 
to the capacitive pickup member. 
7. The angle detector recited in claim 6 wherein the 
reading out means includes a recorder. 
reading out means includes a digital-to-analog con- 
verter. 
9. The angle detector recited in claim 8 wherein the 
reading out means includes an analog offset circuit con- 
5 nected to the analog-to-digital converter to set the ana- 
log readout to zero at any point of operation of the 
binary counter. 
8. The angle detector recited in claim 6 wherein the * * * * *  
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